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Section 1
I N T R O D U C T I O N
The development of integrated detector,-charge-coupled device (CCD)
arrays will allow considerable improvements in future infrared sensors. The
use of CCDs will create reductions in weight, volume, and power require-
ments of the detector array and associated electronics. Monolithic integra- ,'
tion of detectors together with CCDs in an intrinsic IR semiconductor is an
attractive approach for such arrays. The monolithic intrinsic concept, as it
has come to be known, offers higher operating temperature and quantum
efficiency compared to its monolithic extrinsic (Si:X) counterpart having the
same cutoff wavelength. High quantum efficiencies may be realized with
suitable device design because the intrinsic or fundamental absorption is
utilized, and optical crosstalk effects, particularly important in dense arrays
will be small. The monlithic infrared CCD imaging devices may be config-
ured in either linear or area (two-dimensional) arrays, and may be designed
to accomplish functions such as tim'e-delay-and-integration (TDI) for signal/
noise ratio enhancement in scanning IR sensors.
The long-range objective of this work is to develop a new concept in
infrared imaging sensors ,utilizing charge transferxtechniques. The near-term
/ \
objective is to fabricate'prototype devices that can be used to establish
/ . • v
applications and operational characteristics of the IR imaging sensors.
The material being used for these studies is indium antimonide (InSb),
which provides detection capabilities in the 1-to 5. 4-(j.m spectral region.
InSb is a favorable material for monlithic infrared CCD arrays because it can
be grown with relatively high purity, low dislocation density, and in large
size ingots. InSb wafers with diameters in the 2. 5- to 4. 0-cm range are
suitable for convenient handling and photolithographic processing.
BACKGROUND
The feasibility of InSb CCD's was demonstrated and reported ' with
development efforts conducted during the mid-1 970's. An'improved InSb |
CCIRID chip, designated the SBRC 8585 (Figure l|{a)), was designed and . •, ,
photomasks for its fabrication procured under NASA contract NAS1-14395 . I
. i
During contract NAS1-149224, two 20-element InSb CCIRID's (Figure ; ,
|l (b)) - the major device on the SBRC 8585 chip - were fabricated, --' |
characterized, and delivered to the NASA Langley Research Center. The '
i
operational characteristics of these devices (IS 498-17-A3 and IS 498-1 7-F4) '
have been reported by Thorn, et. al. , ' ' ' .
The initial delivered devices were characterized by: a charge transfer
efficiency (CTE) ;of
 :Q? 99-5; and a-quantum efficiency, (Yf) of,~50%. These
characteristics are not considered to be fundamental in nature and are
am'enable to improvement through furthur process development.
Several factors were addressed'during this program which were in-
/ '
tended-to. improve the previous device characteristics.1
 ^ . • _ '
 r
 ,<-r r' •'.•nry. £ >i- " - - - . - ~ .r...:':\'.' c.S:^.~>s --u.r : r wi'Ji •.• ' !
i
The monlithic InSb CCD fabrication process, based on a 4<f>, overlap-
\
ing aluminum gate approach/with SiC>2 dielectric\layers, is amenable to
further reduction in line width and extension to large area arrays. A major
/
task during this contract was to design and procure! photomasks for a next- i
generation chip which extends the monolithic InSb technology state of the art
from linear to area arrays. This new chip, (designated the SBRC 8587, in-
corporates a 20 x 16 TDI imaging array, a 100-element linear array, and
several other/test devices. : ,
f
Further extension of the InSb CCD state of the art is possible through
the addition of planar ion implanted n+-n channel stops. Development of a ;
feasible process was performed on Internal Research and Development
(IR&D) - funded programs during 1977, and 1978. Adaptation of the implanted ]
channel stop process for use- in-CCD fabrication was_pursued during this-contract. !
2 ' ' •
a) SBRC 8585 InSb CCIRID Chip
b) 20-Element InSb CCIRID
Figure 1. Monolithic InSb CCIRID
I)
This report describes the process improvements pursued during the
//
program in an attempt to improve the overall operational characteristics .--
and yield of 20-element linear arrays. It also includes new improved electri-
cal and optical characteristics obtained from a device previously delivered
to NASA Langley Research Center. A complete description of the parameters
used in designing the next-generation CCIRID chip is given plus a discussion
of the development of a planar channel stop. The report is organized as
f ollows: !
1. Section 2 describes in detail the InSb material characteristics,
fabrication and structural sequence, and process modifications
incorporated for improving the device operational CTE and yield
characteristics of 20-element linear imagers.
-
vo
2. Section 3 discusses newly obtained radiometic operational character-
istics, from device IS 498-1 7-F4. (S/N-002) previously delivered on
contract NASl-14922. "•" ".' ., ' V.i •--, .-.br;v:. • • - •
!
3. Section 4 discusses the design, layout, mask procurement and \
process description of the-next-generation-GCTRID chip.
/
/4. Section 5'describes the developed parameters and process descrip-
tion for 'incorporation of planar ch:annel~st6p^s. ••"'
5. Section 6 describes the optical parameters and0.process development
of a transparant photogate layer which ^should ultimately improve the
quantum efficiency of these CCIRIDs. In addition, a discussion is in-
cluded regarding the evaluation of an alternate device insulating
structure utilizing chemical vapor deposited silicon dioxide.
/
f \
6. Section 7 g-ives a final summarization of the results obtained on-the
contract./
Identification of commercial products in this report is to adequately
/'
describe the materials and does not constitute official endorsement, expressed
or implied,' of such products or manufacturers by the National Aeronautics and
Space Administration.
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Section- 2
SBRC 8585 20-ELEMENT LINEAR IMAGER DEVICE FABRICATION
InSb WAFER CHARACTERISTICS- ; : : : < . . - • , •
The bulk InSb -wafers used for device fabrication during this contract
period were undoped n-type InSb purchased from Metal Specialties, Incor-
porated, in Fairfield, Connecticut (distributors for M. C. P. Electronics
Limited in Windsor, Bershire, England), and Cominco American, Incorp-
arated, of Spokane, Washington.
Each wafer was oriented to within 0. 5° of the <11I> axis as sliced from
an ingot grown on the <211> axis by Czochralski withdrawal techniques.
The slices were shaped into uniform 3. 2 cm diameters by cutting with a
diamond hole saw placed in such a mariner that a natural flat remained.for
mask orientation during photolithographic processing. The slices were
subsequently lapped and chemically polished into wafers 635 |j.m thick with
/ \
a surface finish on the antimony (Sb)-rich, (lll)B face of less than 0.1 fim.
Etch pit density measurements performed on both the A (In-rich) and
B(Sb-rich) faces indicated EPD ranges from 5 to < 100 cm were achieved
/ • '^
with the polishing processes'.
The net carrier concentration (N ') for these wafers ranged from
1 3 - 3 /14 - 36. 1 x 10 cm to 2. 5 x/10 cm as measured by Hall techniques at 77 K.
The wafer electron mobility ranged from 4. 5 to 6. 5 x 10 cm J V • sec
and the resistivity- ranged from 0.03 to 0.54 ohm • cm. Analysis of the
/ . . . ' • .
wafers, using Berg Barrett X-Ray topography techniques, indicated that no
/ '
. crystal damage remained following the final B-face surface polish.
DEVICE FABRICATION '
The devices delivered on contract NAS1-14922 utilized a low-temp-
erature chemical vapor deposited (LT CVD) SiO gate oxide which has been
-i. -. i 2 • •
reported to yield MIS structures with very low surface state densities
' 6 -
i . i-
(N
 c^ 10 cm - eV ). ' ' "CCDs with such insulators should haveSo
been capable of operating with-CTE values-approaching 0.9995 or better. It
was hypothesized that the CTE waVlimited by lateral'nonuniformities in
surface potential arising from microscopic granularity in the LT CVD
S10 . ' ' The reibfei throughout this contract period, the structural
process parameters> were varied in attempting to reduce the oxide gran-
ularity and increase the CTE.
A listing of the SBRC 8585 process scheme is given in Table ! 1.,
In addition, a process flow chart with corresponding cross-sectional views
across and along the CCD channel as the structure is fabricated is shown
in Figure 2. Several of the operations in the table and flow]
chart have been marked with an asterisk to identify processes which were
subjected to variation during this period. Operations 4XX and 7XX will be
discussed in thisi section.J" The"entiretransparent gate development effort
(Operation 1DCX) will be discussed in Section 6.
! _ _ i
GATE INSULATOR PROCESS (OPERATION .4XX)
The gate insulator deposition process (Operation4XX) is the most
critical operation of the entire process sequence. It is at this point the
InSb surface is cleaned and passivated. Over-the course of this and the
4 / ..preceding contract, two LT CVD jSiO-, systems have been utilized for de-
/ ' L'
positing the surface passivation layer. These include a vertical-flow
type AMS-1000 systerr/and a horizontal-flow type AMS-2600 system. Both
use pyrolytic decomposition of silane (SiH ) in the presence of oxygen to
form SiO : /
1
 £* /
2H A (2-1)
The basic-process using InSb was ^first developed and reported by Lincoln
Laboratories and later improved and reported by Kim and Langan.
Differing results have been achieved with the two reactors. The
.wj
Table ;i.; " 8585 CCIRID Fabrication Process
Operation
OXX
1XX
2XX
3XX
*4XX
l
5XX
6XX
: *7XX
8XX
.9XX
Process
Title
Initial wafer
• preparation
Alignment
pattern
Implant p
source/ drain
Anneal SD
implant
Gate
in sulato r
Channel
stop
metal
Diode
contacts /'
(first)
 / '
Channel
stop
insulator
Channel
stop
contact
Diode
contact
(final)
Layer /Mask
Designation
_ • _ _
AP
SD
!GI.
/
CS
DC1
CSI
CSC
DC2
Process Description
Initial wafer clean-up
(removal of shipping materials)
Deep polish
etch AP pattern
Apply SD implant pattern:
ion implant p (Be+)
Prepare surface and anneal
implant
/
Perform surface etch: deposit
SiO (1500 A ) layer: anneal
0 /
Deposit Al (500 A ) layer:
etch CS pattern;'
perform surface C-V tests
Etch initial diode contact
windows
Deposit Si02 (1000 A - 2000 A );
etch CSI pattern
(1000 A - no etch option)
Etch contact windows
to CS
Etch final reduced diode contact
•window: optional Pd plate
',' 8 ' :
•? '/
Table: i; 8585 CCIRID Fabrication Process .(continued)
Operation
10XX
*11XX
12XX
13XX
14XX
15XX
16XX
17XX
Process
Title
Buried
metal
Transparent
gate
Buried
metal
insulator
Surface
metal
Buried
contacts
Surface
contacts /
Pad /
metal /
j
Final
evaluation
Layer/Mask
Designation
BM
TG
BMI
SM
/
; • • : . • • ;BGi ' < -
sc
PM
Process Description
o
Deposit Al (1500 A~)
etch BM pattern
Deposit Ti(75A ); lift-off TG
pattern
Deposit A1(500A' ); lift-off BMI
patte rn
(stop etch layer)
0 .
Deposit SiO (2000 A! )
etch BMI pattern
'o'
Deposit Al (1500 A1 )
etch SM pattern
i°
Deposit SiO (2000 A1 )
etch BC pattern
Etch SC pattern
Deposit Al (3000 A1 )
etch PM pattern
DC short tests
C-V tests
CCIRID tests
*Denotes critical process.
INITIAL WAFER
PREPARATION
OPER. NOs.
OCX
ALIGNMENT PATTERN
MASK 11
OPER. NOs.
1XX
ION BEAM IMPLANTBe*
SOURCE/DRAIN
MASK 1
OPER. NOS.
ax
SOURCE/DRAIN
IMPLANT ANNEAL
OPER. NOs,
3XX
GATE
INSULATOR
DEPOSITION
OPER. NOs.
OCX
-SPUTTERED SlCtySOO I ) -CVD SIOj (1000 I I G.I.
InSb
CROSS-SECTION THROUGH CHANNEL
InSb
*IMPLANT - SO
CROSS-SECTION ALONG CHANNEL
CHANNEL-STOP
METAL
DEPOSITION
AND ETCHED
MASK 2
OPER. NOs.
5XX
FIRST DIODE
CONTACTS;
ETCHED
MASK 6
OPER. NOs.
6XX
CHANNEL-STOP
INSULATOR
DEPOSITED
MASK 3
OPER. NOs.
7XX
CHANNEL-STOP
CONTACTS
ETCHED
MASK3A
OPER. NOs.
8XX
FINAL DIODE
CONTACTS
ETCHED (Pd PLATE)
MASK 6A
OPER. NOs.
9XX
•IIIIIIIIIU-
CSM Al 1500 8 I
CROSS-SECTION THROUGH CHANNEL
CSI SPUTTERED SIC? (1000 X I
CROSS-SECTION ALONG CHANNEL
Figure 2. Present SBRC 8585 CCIRID Process Flow
l l O
BURIED METAL
DEPOSITED AND
ETCHED
MASK 7
OPER. NOs.
10XX
TRANSPARENT
_,'GATE! -"
DEPOSITIED
SURFACE METAL
BASE CONTACT
DEPOSITED
MASK 4 & 8A
OPER. NOs.
11XX 11XXA
BURIED METAL
INSULATOR
DEPOSITED AND
BURIED CONTACTS
ETCHED
*
MASK 8A
OPER. NOs.
12XX
BC Al (500 A )
BM Al (1500 X )
CROSS-SECTION THROUGH CHANNEL CROSS-SECTION ALONG CHANNEL
SURFACE METAL
[DEPOSITED AND,,
ETCHED
MASK 9
OPER. NOs.
13XX
SURFACE METAL
INSULATOR
DEPOSITED AND
BURIED CONTACTS
ETCHED
MASK IDA
OPER. NOs.
14XX
SURFACE CONTACTS
ETCHED
MASK 10B
OPER. NOs.
15XX
PAD METAL
DEPOSITED
AND ETCHED
MASK 10
OPER. NOS.
16XX
SM Al (1500 A ) (SMI:Si02(200oXl
CROSS-SECTION THROUGH CHANNEL CROSS-SECTION ALONG CHANNEL
Figure 2. Present 8585 CCIRID Process Flow (continued)
' 11-
rAMS-2600 has produced excellent MIS characteristics, but its oxide is con-
sidered to be more granular~ahd~have lesT desirable mechanical properties
••• • •• ..-• ^ _, ^
 nc " • ^ •,
than the AMS-1000. The AMS-1000 tends to produce slightly less granular-
ity, but its electrical characteristics are inferior to the AMS-2600.
Auger depth profiles of the oxides have shown a thin native oxide of
InSb (several monolayers) exists at the InSb/LTCVD SiO interface. This
thin oxide accomplishes the actual electrical passivation. .'The
JLT CVD SiO serves as a benign insulator for preservation of the i
LJ \
thin oxide during processing and las an electrical isolation layer which the
thin oxide does not supply. lAuger depth profiles of oxide samples from the
• " T . - - - . .
'the two reactors show a lower [Oxidation state of Sb exists in the ,
native oxide following an AMS-1000 deposition than exists in the native oxide
;folio-wing a,deposition with,the,AMS-,2t600. This has been hypothesized to
be related to reduction of the native oxide by free silicon resulting from a
- - • i
heterogeneous; reaction in the vertical reactor. The horizontal reactor
._.... ' _ _ _ _ . . _ • _ - .
mixes the oxygen and silane well away-from the sample surface such that
• / \ \ 49
the SiO -fo-rms, homogeneously^ thus>1-.theJ.tendenciy to rnpre ..granularity. '
/ • xIn addition to granularity, the LT CVD-SiO., layer is porous. This is
exemplified by its etch rate/which is) as much^as three times faster than
/ ithermally-grown SiO . Thus, reproducible etching is difficult to control,
and the LT CVD oxides/ by themselves, tend to absorb water molecules
(as deduced by perfo/rming bakeout studies on LT CVD SiO MIS samples7 : \ 2
using capacitance-/voltage (CV) analysis before and after baking in a dewar).
For these reasons, the multilayered oxide structure showri-in Figure 2
is used as the gate i insulator^'. • \
lo- .
A 500 A thick RF- sputtered SiO layer is deposited over a. 1000 A -
•' i L
thick LT CVD SiO layer. This RF-sputtered SiO layer is very similarL < . - - j . - - - L
to thermally- grown SiO in both dielectric constant and etch rate. Thus,
it serves as a water barrier for the LT CVD oxide and a base layer for all
subsequent processing.
12;
Following the deposition of the RF-sputtered SiO layer, the wafers
£•
are annealed and subsequently overcoated with a de-sputtered aluminum
layer which serves as the channel stop of CCD wafers. A •witness wafer of
InSb accompanies the CCD lot through this process.
Figure ;3 (a)' shows the high-frequency (HF) and low-frequency
(LF) C-V curves obtained from the witness sample for1 lot 8585- 21. This
lot received a gate insulator deposited in the AMS-1000 CVD reactor.
Figure 3 (b) shows the HF and LF C-Vicurves obtained from the witness
sample of lot 8585-22 using a gate insulator from the AMS-2600 CVD
reactor. Obviously, the characteristics in (b) are much superior to those
in (a) (i..e. , the curves in (b) have less hysteresis, near-zero flatband
voltage, and much deeper LF minima). The dip in LF of sample (a) j
correlates to a Ngg value of**<-6 x 10 * cm~ . eV~ . The LF dip in |
(b) correlates to a N^c value approaching l O 1 ^ cm" -eV" .
Calculation of the predicted transfer inefficiencies ([€' ) due to
oo
parallel-edge-surface state .losses-for 20-,element CCD's (from the above lots
indicated that Lot 8585-21 would yield a CTE less than 0.999, while Lot
8585-22 would yield a CTE greater than 0.999. Similar results were pre-
dicted but not achieved on/the previous contract At that time, the CTE was
hypothesized to be limited by granularity-induced charge trapping. Means
were not yet available to reduce the basic LT CVD SiO granularity as de-
posited (See Appendix )• However, a process change was implemented
to minimize the charge trapping effect by not enhancing the granular nature
of the oxide during later processing. The major point in contention was to
eliminate etching the CCD channel at Operation 7XX.
CHANNEL STOP INSULATOR ETCH (PROCESS 7XX)
_ - - . . . i Q j
During the previous contract, a 2000 A -thick channel stop insulator
(CSI) of RF-sputtered SiO was deposited on the wafers following etching and
£t
testing of the channel stop metal (CSM). This layer was used to build up a
13,;
35
30
25
"E>
3 20
h^o
<f
a.
g 15
10
LF
- 3 - 2 - 1 0 1
VG (Volts)
a) Witness: Lot 8585-21; Sample: W4166E-3a-l-8
-2.0 -1.0 -0.5
VG (Volts)
b) Witness: Lot 8585-22; Sample: IS558-29C-1-8
Figure 3. HF and LF;C-VCharacteristics for a) AMS-1000 Reactor
and b) AMS-2600 Reactor
'14.
thick field oxide for added strength during wirebonding and add isolation
between the CSM and the subsequent buried gate metal (BM).
Following the CSI deposition, the CCD channel (delineated by the
etched CSM pattern) was dry-plasma etched to form an insulator thickness
below the BM CCD gates of ~ 2250 A '. This etch process was believed to
enhance the granularity effect and increase the density of pinholes. The
enhanced granularity was believed to create additional charge trapping
which decreased the array CTE. In addition, the pinholes would directly
relate to increased BM gate-to-substrate shorts and reduce the yield.
o
With these items in mind, the CSI SiO was reduced to a thickness 2: 1000 A ,
and the channel etch operation was eliminated. .
Possible problems resulting from the thinner oxide were shorting
between the CSM and BM levels and an increase in shorting from the BM
bond pads to the substrate following wire bonding. Witness wafers have
•o '
thinner oxides (1500 A ) under the capacitor when they are wire bonded and
shorting is usually not a problem. Also, the CCD bond pads receive an
- • ;
additional 3000 + A deposition of aluminum to form a more resiliant,
base for wire-bonding. Thus, the thinner oxide under the bond pad was not
expected to be a problem.
With respect to intergate shorting between the CSM and BM levels,
bias tests between the gates were conducted following BM delineation (Opera-
tion 10XX) of early lot wafers. No breakdown -was observed at or above
+ 20 V, corresponding to a dielectric strength of E > 2 x 10 V - cm .
Thus, the oxide thickness was considered satisfactory for use.
Actual CTE verification of this process was not achieved as all lots
using it were subsequently shorted beyond use by microarcing during sput-
tered depositions.
1.5
20-ELEMENT CCIRID PROCESSING
Over" the course of the program, seven lots were introduced into the
process sequence. Of these, lots 10, 15, 21, and 24 were completed and
subjected to device short testing. The remaining lots were halted in
process following discovery of microarc-induced shortingi
Lots 8585-10'and 8585-15 were processed in order to evaluate the use
of the LT CVD SiO as an upper layer insulator. The results of this evaluat-
£
ion will be discussed in Section 6.
Lot 8585-21 was the first to be completed utilizing all of the process
improvements instituted during this program. It incorporated: non-etched
CCD channels; ITO transparent gates; and use of a mobile ion-free developer that
was found to reduce previous problems of multilayer structure delamination.
All of the above improvements resulted in wafers with a high yield
(>80%) of visually acceptable devices.
During,dc short testing, all of the 20--element linear arrays •were
found to have multiple gate-to-gate and gate-to-substrate shorts.
Samples from the wafers were analyzed by scanning electron micro-
scopy (SEM) techniques and found to exhibit small arc spots in all metal
levels. These had been noted as possible dirt particles during visual in-
spection. A dc short test was conducted on portions of wafers which had
broken earlier in the process sequence. Results of this test indicated the
arc spots were not present prior to final pad metal deposition. Several
precautions against personnel-induced electrostatic discharge arcing had
been instituted, such as the use of ground straps and grounding of hot plate
surfaces. It was concluded the shorting had occurred from arcing of the
aluminum cathode in the planar magnetron sputtering system.
To alleviate this problem, the system was dismantled and cleaned',
and a new aluminum cathode was installed and subjected to break-in de-
position tests. Test structures of A|l and SiO were deposited and evaluated1
16
with no problems being realized. Thus, the system was accepted and lot
processing resumed. -
Lot 8585-2Z was then processed through the buried metal level and
subjected to in-process testing of the capacitors and diode junctions.
During these tests, arc spots were again observed in^the channel stop
and buried metal levels. We had been aware of the problem and had not j
i
• seen any arcing prior to BM Al deposition. At the same time, a group
i . . I
, of wafers being processed on an IR&D project exhibited a similar
i !
1
 shorting mechanism. All lot processing was, therefore, halted and
an intensive study initiated to determine the arcing mechanism, correct
 (
the problem, and perform tests using CCD test patterns to. confirm ,
' whether the, problem had been solved.. _ . ,|
SPUTTERING SYSTEM ANALYSIS
When using the planar magnetron sputtering system for .RE-sputtering!
of SiO insulators, the plasma occasionally induces an excess amount of
L*i
charge into the capacitive; CCD metaLlayers and an arc-down occurs pro-
ducing large craters in the wafers. /This problem is relieved by ensuring
that the wafers are electrically floating during the deposition cycle. A
more serious problem -was discovered when short testing lot 8585-21 reveal-
ed gross shorting of all arrays. While some percentage of gate shorts is
normally observed due to p'inholes and other localized defects, total shorting
indicated a process or equipment problem not heretofore observed. This
. problem was traced to'high-voltage'microarcing during RE and dc sputter
depositions of upper level SiO and Al films. This problem only occurs as
/'
levels are fabricated beyond channel stop metal delineation. The arc spots
generally resemble dirt particles when viewed with an optical microscope.
High magnification SEM analysis shows them to be electrostatically induced
arc craters ranging in size from 0.5-to.5 (J.m in diameter. Consultations
with the system vendor (Airco Temescal), Peter Clark of Sputtered Films,
Incorporated, in Santa Barbara,
 (CA. , and other experienced personnel in
the field,plus experimental depositions conducted at SBRC, indicate the
problem is related to wafer grounding, accumulative build-up of SiO on the
'IT :
fixturing, system deposition pressure, magnetic field strength, and cathode
/
voltage. Experiments,conducted to determine the necessary corrective
/ -
action,indicate the arcing can be suppressed by dismantling the sputter
system at scheduled intervals for cleaning the internal fixturing, keeping
the deposition parameters at levels which maintain the high-voltage at low
limits, ensuring the system is fully earth-grounded, and insulating the •; :":
wafers during depositions. These practices were implemented for all
depositions. In addition, the magnets were recharged to ensure they were
all at full strength. Other items were also considered, such as connecting
the CCD gates to earth ground to allow the induced charge to drain away.
This was found to be unfeasible, as it would require extensive redesign of
the mask set and extra processing to separate the gates for testing. A
system redesign was also considered and rejected for economic reasons.
Adhering to the above practices allowed occasional CCD structures to
complete the process sequence, but the problem was not totally relieved as
arcing still occurred -without any indication or warning. Because of this
repetitive problem, all subsequent InSb CCD lots were also lost due to this
shorting mechanism. •
- / .
Continued efforts to eliminate the microarcing problem have thus far
been unsuccessful. Therefore, use of the system for depositing upper layer
films has been halted and alternate deposition methods are being pursued.
20-ELEMENT CCIRID DELIVERY '
The arcing problems discussed resulted in no new 20-element CCIRID's
being obtained for delivery under this contract. Therefore, two devices
/
which had been fabricated on contract N.ASjl',-14922 were retested, packaged,
and delivered.
/
These devices are noted as serial numbers 003 and 004 ('SBRCi Part
Numbers IS 498-17-B2 and IS 498-"17-B5). They have operational character-
4
istics similar to those described in the previous contract final report and
as further discussed in Section 3.
18
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Section 3
CHARACTERIZATION OF 2P-ELEMENT LINEAR IMAGERS
INTRODUCTIQN 'r -
During this contract, new data were obtained for several 20-element
monolithic InSb arrays. One array in particular, number 498-17-F4, was
characterized in detail, resulting in much new radiometric data. This
array, (Serial No. 2 delivered under the previous contract) was returned to
SBRC for this more complete evaluation. Considerably higher D* in the
multiplexing mode than previously measured was achieved through use of a
clamped sample-and-ho Id (CSH) output circuit, which will be described.
In addition, D* measurements were made in the TDI mode for the first time.
TEST CONFIGURATION, CLOCK WAVEFORMS, AND TIMING DIAGRAMi
! ' |
The~test configuration used krthe- radiometric-evaluation is illustrated
/
in block diagram form in Figure' 4.'. The helitran dewar configuration was „
identical to-that He s cribed" in 'the /Final'T e'chnical ReportTfor Contract ;
NAS1-14922. The 2. 65-fj.m spike filter was used with a 55° FOV, giving a :\
background photon flux of Qg = 10^ phot-sec" -.cm" ^. The blackbody
/ \
temperature was 800|K: arid the radiation was chopped at frequency fc^ with
/ \ '
a square-wave chopper/ The chip voltage output Vo (the output of the !
3N163 MOSFET source-follower in the array flatpack) was fed to a wideband,
unity-gain buffer located on an intermediate-temperature stage in the dewar.!
The first measurements were made using a fast sample-and-hold (FSH) circuit.
With the FSH,''the buffer output was amplified by an external post-amplifier
with 500 kHz bandwidth and voltage gain (Av£) of 10 prior to sample-and-hold
(SH) as shown in Figure | 4. For the later measurements using the CSH
circuit, the 10X post-amplifier was not used; the CSH circuit contained its
" /.
own'gain stages and adjustable low-"pas's filter.
' 20-
The clock waveforms for the array multiplexing mode (Figure .5) were •'•-•
used with Tj^f. ^ NgT^. The timing diagram for sample-and-ho Id of the array
outputs is shown in Figure. 6. . This figure shows the relationship among ^
TQ, T^, the sample period Ts, and the chopping frequency of the signal
radiation. The SH circuit can acquire any one of the signals in the output
pulse train using a thumbwheel selector on the master time mark generator.
Figure 3-3 illustrates sampling of detector output number 18. The element
selected is repetitively sampled each Tg seconds; in this case Tg = Tint,
that is, the element is sampled once per integration time. The voltage level
on the sampled output is held on a capacitor in theSH circuit for Ts seconds
until the next sample is taken. The resulting output of the SH circuit is
shown schematically in the bottom waveform of Figure 3-3. The SH output
is the (amplified) response of the selected detector sampling the signal
radiation at rate fg = T ~ . For fg » fcn, the square-wave input
irradiation will be accurately reproduced. As f approaches fch» the RMS
value of the SH output will decrease as sin ("n^ch^s) / (""^ch^s) "* accordance
with sampling theory. /
/
Figure \ 1 'c s'hows ;iarray~498-17-'F4"6perating' invth'e multiplexing mode_
and sample-and-hold of individual outputs. The oscilloscope photograph on
the left in Figure I 7 shows the output pulse train (bottom waveform) of the
\
20-element array with clock and other test conditions given in the figure.
' \/ \
The top waveform in the'same photograph is the sampling pulse which,
\
in this sample, is timed to sample the output of element 20. The center
•waveform is the SH voltage on element 20. The output swing of this element
is 40-mV, as seen in the bottom waveform (i.e., the difference in output
voltage level for the element viewing the blackbody aperture and viewing the
chopper blade). In this series of photographs, there was no post-amplifier
in the circuit (AV2 = 1) so that the output of the SH (center waveform) is
also 40 mV peak-to-peak.
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The center photograph in Figure 7 is identical to the lefthand
photograph except that the time/division has been increased to show the
full sample period (= T^nt), which in this case is 1.6 msec. At the far left
of the photograph is the first sample of element 20, and at the far right is
the next sample.
The righthand photograph in Figure 7 shows the CCD output
(lower trace) and SH output (upper trace) with the time/division increased
by a further factor of 50. Each "pulse" in the lower waveform is in fact
a burst of 20 output pulses (unresolved in the photograph). The chopped
radiation input with fcn — 50 Hz is evident in the output waveform. The
upper trace is the output of a single sampled element (number 16)
responding to the chopped radiation
23
RESPONSIVITY AND QUANTUMTEFFICIENCY
The output signal voltage of the device, neglecting transfer loss, is
eiven^ r,qXADTintHsigAvlAv2
Vs =
where
T) = quantum efficiency (carriers/photons)
q = electronic charge (coul)
X = wavelength of (monochromatic) signal radiation (cm)
A-p = individual photogate area (cm^)
Hgig = signal irradiance (w/cm^)
A i = gain of output source-follower
A 2 = post-amplifier gain
h = Planck's constant
c = speed of light
C = total CCD output capacitance (farad)
 (
The responsivity is 'simply obtained,arom (1) using
" '
 J
- Vv r '>n rV s ( X ) - - ' - - " ;'-V~ rv -n . -M.r. •> ^v^ ' . - • \
RX = ~A~~H (volts/watt) * !(3-2)AD sig
\
The output signal is proportional to r\ and inversely related to Co; these
parameters are amenable! to optimization through^device design and process
technology, whereas the other quantities in Equation (3- 1 / are usually fixed1
by the system application.
Individual,array outputs were measured with a wave analyzer tuned to i
the chopping frequency. First, using the FSH circuit and post-amplifier with
A 7 = 10, the rms output voltage versus rms signal irradiance Hg^g was
measured with integration time held constant. Figure 8 shows that the
output signal is linear with incident irradiance in accordance with Equationl(3- 1)..,
The saturation level, for the test conditions listed in the figure, was 165 mv,
and the measured noise was 250 |rv/Hz2 with the FSH, both referred to the
output of the post-amplifie-r. --
1
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All of the quantities in Equation (3-1) are either known or measurable
allowing TJ to be calculated from the measured signal levels. The capacitance
on the output node was calculated to be 3. 9 p.F*from the known areas of the
output junction, the output diode bonding pad and lead, gate overlaps, and the
parameters of the 3N163 MOSFETs. The calculation was checked by direct
measurement of Co of a 20-element array at 77 K using a C-V plotter, with
the MOSFETs biased to obtain the correct active input capacitance, yielding
3. 7 pFfor C0. The gain of the output 3N163 (Avl) is 0.92 for the source
resistor and drain current used. Solving for TJ using the signal voltages in
^ '
Figure 18 yields rj = 0.49. For several other widely varying combinations _
of T-
 t and Hg- , calculated values of r\ have ranged from 0.43 to 0. 50.
This value of r\ is consistent with independent measurement of the transmission
of the semitransparent gate structure (the Ti and associated Si02 layers).
These layers were deposited on-germanium substrates and their transmission
and reflection measured versus wavelength; improved computer analysis of
the data yielded an effective transmission of about 0. 5 for the Ti photo gate;
structure, greater than the value ofxO. 38 which has been estimated earlier
based on a,simple-recalculation app'rqach.—
 )G. • - , r ;n \vit"n ' "
/ * '
The responsivity of the present devices, although high, is still lower
than ultimately possible because of the interim use of silicon MOSFETs in the
/' N ',
output circuit rather than,on-chip transistors. TRe largest contribution to
/ \
the 3. 7-pF output capacitance is 2. 2 pF associated with the output diode
bonding pad and lead,/ which •will be eliminated with on-chip MOSFETs.
The photogate structure can also be improved further, as discussed elsewhere
in this report. '
* The value of CQ assumed previously, 6pF, is incorrect; the source-
follower and stray contributions were in error.
D* AND DYNAMIC RANGE WITH FSH
From the data in Figure 8, the detectivity may be calculated for the
device operating with the FSH circuit:
= 2 (AD)~^ — - - - : - j- = 1.5x 1011cm-Hz^-watt-1 ,(3-3)
The prefactor of 2 in Equation (3-3) is to convert D*^ at the measurement
wavelength of 2. 65 fj.m to D*\ at 5. 3 [xm. Integrating the measured narrow-
band noise over frequency for T£nt = 2 ms gives a total wideband noise at
the 3N163 output of Vn = 395 JJLV. In terms of noise electrons this corresponds
to ,
 v
n o
—-r— = 9885 e
.92q
at the CCD output.
 cFrom-the saturation level of signal output voltage, the
maximum charge capacity of the array is Nmax = 1. 17 X 10 carriers.
The dynamic range under the operating_cpndrtions of Figure 3-5 and with
the FSH circuit is therefore /
. . _ - - - - l - . i . 1 ' . l 1 9 a - - o s 1 ^yun in w'.tb t — ' , . „ . -
-Dynamic Range =- rr- - 1. 18 x 10 '(3-5)
CLAMPED SAMPLE-AND-HOLD AMPLIFIER
, / \
- Following the measurements with the FSH, a CSH amplifier was
designed, assembled, and checked out for 20-element array testing.
A block diagram of the CSH circuit is shown in Figure 9 along with its
measured gain-and noise. The CSH amplifier, first introduced by White ,>
implements,the correlated double sampling (CDS) concept which is illustrated
o
..schematically in Figure 10. The dual advantages of output kTC and 1/f.iipis^e
rejection were anticipated to improve the signal-to-noise ratios of the 20-element
array. ; _ _
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Figure 10. Correlated Double Sampling Concept.
The Output of the Clamped Sample-And-Hold
" ' • •
:
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r
 • '~'" "Is (V" - V . ) TimesThe Gain.
The method of correlated double sampling is an effective means to
accurately detect signal charge pre'sent at the output of a CCD multiplexer. .
'. " . ._: •_.• I.v-'_. .ns.. - .•:.'.• .:"'.:: /.-?.'?.'•:-.'... carir,. ~<~u.r 'n wi';;% • ••- •
CDS involves setting a capacitor to some reference level, isolating the
capacitor, and then transferring signal charge, from the output diode to the
capacitor. The voltage across the capacitor becomes representative of
/ \
the signal charge present on the collection diode of.the multiplexer. This ;
/ V :
is then sampled and held for readout. The foregoingx-is accomplished by
means of a CSH circuit.
There are -three advantages to this method:
1. Clock feedthrough is eliminated. The clamping and sampling
occur at instants when clock pulses are not changing.
2. Most kTC noise of switching is removed. Supply noise and
. switching noise are present on the reference node during
the clamp phase, but when this node is later sampled after
charge transfer from the output diode to the capacitor, the
noise is subtracted away leaving only the signal and noise
/ associated with transfer from the output diode, which is
quite small.
3. The transfer function of a SH circuit is such that it suppresses
low frequency noise components (1/f noise). The transfer
function of a SH circuit is l-e~s / r, where T is the switching
time between the clamp and the sample. This translates
into a sin(x) filter which gives little response near zero
frequency. The low-pass and bandpass sections are multiplied
with this SH transfer function to give the over CSH transfer
function.
Figure 11 is, a schematic diagram of the CSH amplifier with component V
values selected for operation of the circuit at clock frequencies on the order
of 500 Hz. For other clock frequencies, the passbands of the individual filter
stages should be readjusted in order to pass all of the fundamental at the
anticipated clock frequency. If the passband is too narrow or mis located
with respect to the clock frequency, the signal will be distorted.
JIf the passband is too large then wideband noise will be folded into the signal,'
defeating the function of the circuit. i
VOLT
'CLAMP ,
Figure 11. Clamped Sample- And-Hold Schematic
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JTiming relationships are shown in Figure 12; the clock voltage on the
last clock gate preceding the output •diode-is-0-3..—Just before 03 is turned off,
releasing charge into the transfer gate, the capacitor is switched to Vref
with 0RESET and the capacitor is clamped to this potential. Charge is then
dumped on to the capacitor with 0r^ and later sampled with 0cTr-
CLAMP
MUX
TRANSFER
V.
DIODE
OUTPUT
1
n
n
Figure1 12. Clock Diagram For CSH Amplifier
D# AND DYNAMIC RANGE WITH CSH :
Using the CSH, D* was measured for each element in array 498-17-F4
in the multiplexing mode at T = 65 K, f =5 kHz, and T^ = 5 msec, with
the results shown in Figure 13. The signal flux was chopped at 1 5 Hz so
that the measurements were not affected by the sin (-n-fTint)/('n'fT^nt) roll off.
Noise.was measured using a narrow bandwidth Af = 3 Hz centered at 15 Hz, •
with the blackbody aperture blanked off. The D* at the peak wavelength
Xp = 5. 3 jam was calculated from Equation (3-3). The average D*^p for the
array is 6. 4 x 10 cm-Hz2/watt, showing a significant improvement over
the D* measured with the FSH amplifier.
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The elements with the highest D* are nearer the output end of the
..... ^ '-I _ O
array. For element 16, for example, with Hg-g = 1. 25 x 10~ watt-cm" ,
the measured signal and noise levels at the CSH output were
V- = 20.5 mv/ O - ' _ ^ •
Vn = 194 (J.V in Af = 3 Hz
giving
U . 2 8 X 1 0 - \(0. 194) (1 .25x
, , 1
= 8. 2 X 1011 cm-Hz2/watt
The wideband noise referred to the 3N163 output is 100 (J.v. Reflecting this
back to the CCD in terms of noise electrons gives
(3-7)
0.92q
' '
giving an improved dynamic range with the CSH of
The measured noise of 250Q/,/electrons is higher by about a factor of
two than the sum of all calculated CCD noise variances, where the
contributions of photon, detector thermal, detector 1/f, surface state,
kTC, output thermal, and
 xoutput 1/f noise were'-included. Because of the :
low-background flux (Q_, / = l O ^ 2 phot-sec -cm ),utilized in the tests,
the photon noise is small, \/ \
/-/U i
In I* = (^BADTint)2 = H3 carriers. 1(3-9)
Likewise the noise due to fast surface states,
/ / \i 1
(Nn )2 = (kTAccpNSSln2/^) 2 = 654 carriers, (3-10),
is not believed to be the dominant source of the noise. Here A,~r-r> is the '
3 2total CCD channel area (1 .1x10" cm ) and a conservative value of Ng
10 • cm" -eV" , was used. The e"xce~ss noise is believed to originate
from noise on the various clock drivers.
.33-
Noise on one pulse generator, the output reset (0RST^ c-'-oc^:» ^s particularly
critical, as it will capacitatively couple to-the output node through the
relatively large gate-to-source capacitance (0.6 pF) of the 3N163 MOSFET.
Measurement of the noise on the voltages of several commercially-
available clock drivers has shown that this source can account for several
hundred to thousands of noise electrons, depending on the effective bandwidth
at the CCD output. More study is needed, but present evidence suggests that
such system noise sources, coupled with output circuit characteristics, are
at least partially responsible for the excess noise. The achieved noise
levels, however, result in promising D* and dynamic range.
TDI
D* was also measured for the 20-element array clocked in TDI at
fc = 500 Hz, with a signal irradiance Hgi (RMS); =- l.,24 X 10~8 watt-cm"2,
and T = 59K. Narrow-band noise was again measured with the wave
analyzer as a function of frequency.__A_t_f_=_ 200 Hz, Jthe TDI signal voltage
at the sample-and-ho Id output was 6/0 mv rms and the noise voltage was
34 (J.v/Hz'a'i 'Substituting -in-Equatiemj (3-3) yields a peak detectivity
D*x (TDI) = 8 x 1012cm-Hz2/watt.
\
SIGNAL DEPENDENCE ON INTEGRATION TIME\ '/ \
From Equation|(3-1), the signal voltage of the device should increase
linearly with the integration time for a constant input irradiance. Measure-
/ • .
ments were made^on array 498-17-F4 to verify this dependence. Figure' 14
plots measured, rms signal voltage versus integration time for four different
levels of input irradiance as called out in the table. The array was clocked '
at two different frequencies, 50 kHz and 5 'kHz. The minimum integration
times for these two values of f , from the relationship TJ^J- (min) = 20 T ,
are shown by arrows on the T^j. scale. A linear variation of Vg with
is evident irMrigure 114, as 'is la saturation level of about 150 mv.
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__ Figure .15, shows the same data but calculated signal curves from , _
RMS Signal Voltage Versus Integration Time
(Multiplexing Mode) 20-Element Array 498-17-F4
Equation (3-1) have been added for the four'rms input ir radiance jevels.i Again,
good agreeement with the data is obtained using 77 — 0. 5 and Q. = 3. 7 pf along
with the other-known quantities. VT •;-H.- • -rVin -.,-,-, 'n v^-i-
- '_ ~ _ ' ^_. ^- •* ' ' - / " • ' ' " . •- ' 3 . - o-- J- . , « - . . . .
/
_ The saturation effect observed in the data of Figure1 15 is due to, __t
.Detector dark current and behaves as expected, \Nas shown in Figure 3-13.
First, for a constant fcn.'/as Tint is increased the^sin
term in Equation (3- 1) will roll off the signal as T.- '. approaches _Tcj1., This
/ 6 7 ' ^factor is shown for the 1. 25 X 10 watt/cm^ curve and\f , = 40 Hz by the/ \ch
broken curve in Figure' 16. This clearly shows that the saturation effect
in the data is due to a mechanism other than the sin x/x term. The solid
curve labelled Vs(max) in Figure 16, obtained from the equation given in
the figure,/ shows that the mechanism is in fact dark current generation in
the detector. The equation expresses the fact that the maximum signal
charge Q (max) that can be accommodated is the difference between the total
charge capacity Q-p(max) and the charge generated by the sum of background
and dark current, which increases linearly with
LCalculated Curves:
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The Agen/Aj3 factor accounts for the fact that the dark current generation
area is larger than the photogate area due to the area of the (opaque) bus
line. The storage time at 65K; for the device lot in question is approximately
100 msec, which corresponds to a dark current density of 0. 7 (Jia/cm. .
This is seen to give an excellent fit to the measured saturation characteristic.
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Section 4
NEXT GENERATION MONOLITHIC CCIRID CHIP (SBRC 8587) DESIGN AND
PROCESS DEVELOPMENT
A major portion of this contract effort addressed circuit design, mask
procurement, and process development of a next-gene ration area and linear
array chip. This new chip was designated the SBRC 8587. Detailed circuit
layout of the chip was performed by the Hughes Carlsbad Research Center
in Carlsbad, CA. Circuit digitizing, plotting, pattern generation, and mask
fabrication were,performed by Microfab of Palo Alto, CA.
SBRC 8587 CHIP LAYOUT
An overall -layout of the new chip is shown in Figurei 17. A corres-
ponding photograph from the mask vendor's digitized layout is shown in
Figure! 18. The overall chip size is 3912 |ji,m (154 mils) by 4953 |J.m (195
mils) and includes the following devices: ^_
3912 ( _
!(154:mils);
o
"U
!=i
10 X 16
AREA ARRAY
•z.
o
-u
"^ Of
TEST MISFET
-PROBE BM
PCS TEST
' MISFET
4953 \im
"(195 mils)"
Figure 17. Next Generation (SBRC 8587) Monolithic Area Array
Chip ;
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11. a 20-row by 16-detector time-delay-and-integration (20 x 16 TDI)
area array;
2. a 100-element linear CCD imager;
3. an 8-bit surf ace-channel CCD shift register in parallel with a
similar CCD with a planar n-+- -n'channel stop; and
4. a single-bit CCD test detector for quantum efficiency measurement.
Several test devices are also included for in-process oxide analysis, etch '
depth determination and MISFET characterization, including:
1. guarded capacitors for C-V characterization of each oxide layer;
2. a dumbbell-geometry resistor for probe testing to determine oxide
etch completion at the channel stop and buried metal levels; '
i
3. a test MISFET with an identical structure to the array output '
device MISFET; and ':
4. a test MISFET in a bar configuration to determine the channel
stop characteristics of an'ivH-ri planar channel stop. i
The major devices of interest for future applications are the 20 x 16 TDI area '
array and the 100-element linear imager. '
20 X 16 TDI AREA ARRAY ' , ' • > ; ; ; .
The majority of the 8587 chip area is devoted to a 20-line by 16-element
TDI imaging array. The array consists of two 10 x 16 arrays -which have - ,
been . aligned with respect to each other in the direction of TDI except
staggered one-half unit cell spacing' (one detector spacing) to yield a fill '
factor of approximately 100% when used as a scanning imager.
The basic problem presented to the designer when expanding a linear
monolithic CCD array design to a two-dimensional monolithic array is where i
to locate'the clock lines for each row. This is particularly challenging for
monolithic intrinsic infared arrays for which 4-phase clocking is optimal.
On the 8585-design 20-element array, for example, the four clock lines are
brought out on either side of the active region of the device which, if extend-
i
ed to an area array, would result in too low an area efficiency.
With this problem in mind, the 20 x 16 TDI area array was designed
15' '
with a 40 meander (or zig-zag) CCD configuration. In the meander layout,
J40.
the gates run parallel to the long axis of the CCD channel rather than per-
pendicular to it, and in effect serve as their own clock bus lines. That is,
the clock lines are located in the CCD channel areas and no additional chip
area is needed for clock line .routing. An additional advantage of this type
of CCD and detector input structure is that it can be laid out without contact
windows in the unit celli This type of CCD geometry has been successfully
used on several Hughes Aircraft Company silicon CCD area arrays.
The overall 20 x 16 TDI array unit cell is shown in Figure 19. The
unit cell covers an area 152.4 [im (6 mils) wide by 76. 2 [i,m (3 mils) in
length. It consists of a single transparent photogate detector element, a
transfer gate, and two bits of a zig-zag CCD bordered by a field plate
channel stop. The detector is 68. 6 fim (2. 7 mils) wide by 71.1 |am (2. 8 mils)
in length, cove ring approximately 42% of the unit cell area. Minimum geo-
metry used throughout for lines and spaces is 5 p.m (0. 2 mil).
20 X 16 TDI AREA ARRAY OPERATION ANALYSIS
Operation of the detector input and readout structure is similar to
,_ CS (CHANNEL STOP)
,—TG (TRANSPARENT
PHOTOGATE)
<*>T (SURFACE METAL)
(BURIED
METAL)
<*>, (BURIED METAL)4
f (SURFACEMETAL)
CS (CHANNEL
STOP)
CSM
BM
TG
SM
Figure 119.
(SURFACE METAL)
Unit Cell of 20 x 16 Area Array Next Generation
Monolithic Intrinsic Chip
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that of the SBRC 8585 20-element linear imager. The transparent photo-
gate regions are biased into deep depletion. As infrared radiation is ab-
sorbed in the substrate, electron-hole pairs are created, and the holes
.(minority carriers) are collected and stored under the depleted photogates
for the case of a p.-channel device (i. e. , LnSb).
The successful operation of the photogate detector on the SBRC 8585
20-element imager has supported use of the photogate as both the detector
and charge integrator, as opposed to using a separate store well as origin-
ally proposed. The advantages are that space is saved, imager efficiency
is increased, and noise and dark current resulting from the channel thermal
and depletion regions of a separate store well are decreased. A small non-
linearity of quantum efficiency versus background and integration time is
experienced •with the photogate detector-rinte'grator, but will not severely
affect performance.
At the end of an integration period, "the charge under the photogates is
transferred into the CCD wells by pulsing the transfer gate. While the
next integration is taking place, the charge is transferred along the CCD by
clocking the CCD gates in a two-phase sequence. The four CCD gates per
bit are not electrically connected allowing two phase clocking -with different
absolute potentials on each of the two gates per phase, thereby maximizing
/
flexibility and usable range of threshold potentials.
The zig-zag GCD configuration operates in a standard two-phase man-
ner with the charge moving from side to side instead of straight down the
channel as in a standard CCD layout. This layout allows the gate electrodes
for each phase to be a single piece of conductor instead of having to make
contacts at each gate as in the two dimensional array format. As an add-
itional benefit, the back edge of the zig-zag CCD makes an excellent port
for transferring charge from the detectors into the CCD.
An increase in the required transfer time for the zig-zag CCD reduces
l42
the maximum frequency of operation. However, using a pessimistic eval-
uation of transfer time by ignoring. the helpful effects of fringing fields and
self- induced drift, while considering only thermal diffusion, the transfer
time is predicted to be -well within that required for typical scan applicat-
ions. Thermal diffusion mechanisms yield a charge versus time relation-
ship as follows: . '
Charge Transfer Inefficiency = c = ,.,; . — ~r expi - — J (4-1)
°
where D is the diffusivity of holes and L. is the charge transfer length
(25.4 (Jim). For a charge transfer efficiency of 0.999 ( e = 0.001), the trans-
fer time required is 13. 3 (Jtsec for a hole mobility of ZOO cm /v-sec at
77 K. This corresponds to a clock frequency of 75.4 kHz. Past experience
with silicon CCDs has shown actual performance many times greater than
predicted using thermal diffusion calculations alone. Therefore, it is
believed that the zig-zag CCD should have more than sufficient speed for
most imaging applications.
The signal^ to-noise performance and the maximum background versus
clock rate for this imager were also analyzed. Figure 20 is a graph of the
calculated output noise voltage versus background for a clock rate adjusted
/ . ' .
to give a 25% full bucket of charge at the output. As can be seen, the signal-
/
to-noise performance should be near the background limited performance, if
the clock rate and bandwidth are properly adjusted. The output 1/f noise
may be reduced by the use of correlated double sampling. The calculated max-
imum background versus clock frequency is shown in Figure 21. Moderately
high backgrounds, as would be found for a typical 3- to 5- fim 300 K scan-
ning system, can be accommodated by the imager at clock frequencies within
the CCD's capabilities. .
20 X 16 TDI AREA ARRAY CHARGE SPLITTING OPTION
A second channel stop mask was also designed and procured. This
mask adds an additional channel stop segment in the photogate region which
splits the detector in half' and uses one bit per detector i to split the signali
'43.
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1
charge into two equal parts prior to inputting into the CCD'register—'When
operating in the charge splitting mode, one detector images and integrates
charge which is t ransferred and read at the 'output as signal, while the other
collects a nearly equal charge to be used to effectively boost the charge•:•
t ransfer efficiency. The effect of this additional charge on the effective CCD
performance has been analyzed as shown in Figure,22.
Consider a two-element imager being read out with a four-bit CCD.
If each element consists of two detectors, which are much smaller than the
optical blur diameter, then the charge integrated under them will be approx-
imately equal. When the charge is transferred from the detectors into the
CCD, the resultant charge pattern shown in Figure \ 2 2 ( a ) is formed in the
CCD; A is the desired-charge from the first detector; A is equal to B, the
precursor to A: C is the second detector whose charge is read at the out-
put with D as its precursor. Figure |22 (b) shows a tabulation of the charge
distribution for various stages in the.transfer to the output. • As the dominant
charge packet from detector'A reaches the output (after 4 transfers), the
packet contains charge from detectors A, B, C, and D. Since A is approx-
4 3imately equal to B the net charge from detector A and B is rt A + 4€7J A
where T) is the charge transfer efficiency and,£, = 1 - 77. This is the signal
/ 2 2 3__ —
charge term. The crosstalk terms are 66. 77 C + 4£ji7 D'which, as r\ approaches
unity, is equal to w 66
 /C. In general,, the degradation factor for n transfers
can be written as
/ n 1 —
' degradation = 1 - rt ~ (I + (n-l)£ ) (4-2)
and crosstalk =? (n^2)€ r?n~ (4-3)
where n is the number of bits between the detector input and the output. For
the 32-bit CCD (16 detectors), the net degradation of the last detector would
be but 1.1% for T] = 0. 995. The crosstalk would be approximately 1%. If the
two detector unit cell -were not used, but still using two CCD bits per
detector, the degradation and cross talk would be 14. 8% and 1%, respectively.
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If only one bit per detector were used, the degradation and crosstalk would
be 7. 7% and 7. 4%, respectively. Thus, it is concluded that the best readout
performance would be obtained by using two detectors per unit cell.
The effect of using such a scheme for present devices which have
limited- CTE ( 0. 995) would be that the first bit would precharge the surface
states in the depletion well to near the exact level of the second bit. Then,
the charge lost by the f i rs t bit is picked up by the second bit. Since this
charge is equal to the charge the second bit would lose, the second bit would
not be degraded. The net effect would be that the effective CTE would be
approximately equal to the square root of the true CTE. [
20 X 16 TDI AREA ARRAY INPUT AND OUTPUT CIRCUITS
The 20 x 16 TDI array input circuit consists of a standard three-gate
pulsed diffusion fill-and-spill configuration. The input will be primarily
used for testing the CCD register while also being available to inject a small
fat zero charge to optimize charge transfer efficiency. The output structure
of the area array has been configured in a manner which allows charge ex-
traction with either true floating gate (TGF) or reset floating diffusion (RFD)
signal amplification. _/.
A drawing of the output section of an individual array is shown in
Figure 23. In a/manner similar to the 20-element imager on the SBRC
8585 chip, the output structure of the SBRC 8587 array incorporates a float-
ing gate (FG) and a junction (OD) at the end of the register for purposes of
charge extraction. A major difference is that the 20 x 16 array also includes
an on-chip MOSFET-structure (not shown in Figure* 23) for direct signal"
amplification and a gate (V ) overlapping FG which is used to establish
J3IAo
a potential on the floating gate.
.•-r.gs No, - KZ147
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Figure!23. Output Circuit of 20 x l6 fTDI Area Array Next-
Generation Monolithic Intrinsic Chip
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Optional masks in the SBRC 8587 set are used to select which output
circuit will be produced. In the baseline TFG structure, the floating gate
will connect directly to the gate of the on-chip MOSFET, without intervening
bonding pads or long lead routings which would increase the output node
capacitance. The OD junctions in the baseline output serve as sinks for the
charge packets after they have been sensed by the FG. In the alternate
output scheme, which may be selected as an option, the FG connection to
the MOSFET is broken and both FG and OD are connected to bonding pads. .
This enables either OD to be used in a RFD circuit with off-chip transistors
(as done currently with the SBRC 8585 chip), or FG to be used for charge
detection with an off-chip TFG circuit. The use of optional masks of this
type will allow the SBRC 8587 design to be used for both InSb and HgCdTe
CCD arrays. In the case of HgCdTe, this allows use of the design for both
n-channel devices for which the operational characteristics of junctions and
'l 6MOSFETs have been reported and p-channel devices in which junctions
have not yet been realized.
The true floating gate output amplifier was chosen for direct incor- ? .
poration as the on-chip-device-from among three alternatives, as shown in
Figure! 24. The TFG circuit (Figure '24^(a)) was chosen for use on the
20 x 16 TDI array because of its high tolerance to large threshold voltages
and low diode breakdown voltages. Consider the other two alternatives for
/
on-chip output amplifiers as shown in Figures ,24', (b) and (c). Each must be
able to have breakdown voltages for the diffusion to substrate of at least the
threshold voltage plus output voltage swing. The true floating gate output
does not have this constraint. Its breakdown voltage need be only the signal
swing as no diffusion is connected to the MOSFET gate.
100-ELEMENT LINEAR IMAGING ARRAY
The second major array on the SBRC 8587 chip is a 100-element linear
imaging array. As can be seen in Figure r!8, the array design incorporates
two separate 50-bit CCD multiplexers with a continuous row of 100 detector
photogates. The overall 100-element array covers an area 508 (im (20 mils)
,49
a)
b)
c)
TRUE FLOAT ING GATE
2.0 volts
4V ~ 1.0 volts
OUTPUT- o—-o.5v RESET FLOATING DIFFUSION
OUTPUT
RESET FLOATING GATE
ss
- Figure 24. Output Circuit Options.
-CS(CHANNEL STOP)
TGITRANSPARENT
PHOTOGATE)
(SURFACE METAL)
(BURIED METAL)
(SURFACE METAL)
4>l (SURFACE' METAL)
CS (CHANNEL STOP)-
<t>A (BURIED METAL)
Uinnmnuufiunnu UunuiiHiiuiiiMiiiiuuiiiuuiiiiiiiiiuiiiinunniiiiriKiinnirii m
t;HO'Mi*HWMtHlU)&AH'*lHH)it«t t uH i uiiYtmii ft j iiAn Mtittwii H M«m«tmtm*mimtt»:n'wlwlHMtl'^ l'"ljl'yj|JL1"^rtMii\ii/m
'm^V,^ ^ViWiV'AVAV;.'MS^W^V,V,™
U.'U i f i )(J 0 1 1 1 1 1 ( 1 1 (i 1 1 M( I MUtl 'I ( 1 1 1 1 'IlTJ' M I lljjf ' ' ' "' 1 1 ii 1 1 Ml 1 1 (MI it 1 1 M (i M 1 1 1 M 1 1 1 1 1 1 1 M 1 1 1 1 1 1 1 : 1 1 1 i 1 1 1 1 1 1 >1 1 1 'IlTJ' M I lljjf ' ' ' "' 1 1 ii 1 1 Ml 1  (MI it 1 1  (i M  1 1 M 1 1 1 1 1 M 1 1   1   : 1 1 1 i 1 1 1 1 
30.5
(1.2 mils)
h 53.3pm I(2.1 mils) —tA ^^CSM ili].BM E20TG ISM
Figure ,25. Unit Cell of 100-Element Linear Imager
Next-Generation Monolithic Intrinsic Chip
wide by 4242 [im (167 mils) long and has an active area 254 |o,m (10 mils) wide
by 3861 |j.m (152 mils) long. A layout of the 100-element array unit cell is
shown in Figure 25. The unit cell covers an area 38. 1 (am (1. 5 mils) wide •
by 246.4 [im (9. 7 mils) long with a transparent photogate detector element
which is 30. 5 fim (I. 2. mils) wide by 53. 3 (j-rri (2. 1 mils) long. As in the
20 x 16 TDI array, the minimum dimension for line -widths and spaces is
5. 0 [xm (0. 2 mils).
The 100-element imager has a single transparent photogate detector
inputting into a single bit of a conventional type (rather than zig-zag) 40 CCD
structure which, however, is of novel design. This design uses a transfer
gate (0^) which transfers the charge into an "L" shaped buried gate (07).
_L • L*
The use of the "L" shaped gate structure enables the CCD to be laid out
without the usual requirement of running clock lines outside the basic CCD
active area. This- method greatly reduces the non-active area required for
a linear CCD and also eliminates the one or twolcontact windows per bit which
are normally required. . . .
The CCD -will operate in a "pseudo-two-phase" manner in that the
.device uses 12. 5 (im (0.5 mil) wide buried gates (0 and 0.) for charge
storage and 5. 0 |o.m (0." 2 mil) wide surface metalgates(0. and 0 ) for trans-
ferring the charge from 0 to 0 . The device uses a three-gate pulsed
diffusion fill-and-spill input circuit for fat zero input and CCD testing as
does the 20 x 16 TDI array.
Unlike the 20 x 16 TDI array, the 100-element array uses a resetL
floating diffusion, similar to that shown in Figure 24 (b), as its baseline
output circuit. It also has optional masks for interconnection of the output
I diffusions (OD) to either an on-chip source-follower MOSFET amplifier
I or wirebond pad for off-chip output signal amplification.
I . ~ ,
.PLANAR n+ -n CHANNEL STJDP.TEST ARRAY
A third device on the SBRC 8587 chip is a CCD test array for deter-
mining the effects of utilizing planar channel stops (PCS). This device
consists of two eight-bit, 40 shift registers which operate in parallel using
common CCD gates. (See Figures^ 17 and 18.)
One CCD channel is bordered with an ion-implanted n -n channel stop,
while the other has a conventional field plate of channel stop metal as has
been used on all other monolithic intrinsic CCD structures to date.
The PCS test array uses the same input structure as those described
earlier. It also uses optional mask interconnections to on-chip TFG output
MOSFETs or bond pads for output to off-chip amplifiers. The CCD operates
similar to the 100-element linear array and uses 21. 59 nm (0.85 mil) wide
storage gates and 8. 89 |J-m (0. 35 mil) wide transfer gates.
SBRC 8587 TEST DETECTOR STRUCTURE
As discussed in Section 6, it is difficult to obtain an actual quantum
efficiency measurement value for CCD's using the transparent photogate
detector configuration. This had been attempted through the use of test
structures fabricated on germanium and computer iteration of the transmis-
sion and reflectance results, but the- resultant data is only approximate.
Therefore, a test device was incorporated in the SBRC 8587 chip design
which will allow actual quantum efficiency measurements to be made.
A drawing of the test detector is shown in Figure| 26. It incorporates
three detectors for performing the quantum efficiency measurement. The
first detector utilizes a-'single bit CCD connected to a transparent photogate
detector which has the identical structure used in the 20 x 16 TDI and 100-
element arrays. The second detector has an ion implanted region under a
transparent photogate forming a PV diode from which signal to noise (S/N)
response can be measured. The third detector is formed by a PV detector
without the transparent photogate. Thus, the S/N of one can be balanced
against the other two. This will allow determination of how much signal is
lost from absorption in the photogate, and how much is lost from the deplet-
ion well. The area covered by each detector is 31. 75 |xm (1. 25 mils) -wide by
66. 25 [Jim (2. 6 mils) long giving an active detector area of ,2. 1-, x -10~
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SBRC 8587 MOSFETS ' - - •'
Figure 27 shows a layout of the MOSFETstructure used for on-chip
signal output amplification on all arrays of the SBRC 8587 chip. The
I MOSFET has a circular channel region to reduce high field effects, which
can occur at square corners of junctions, for example. The source is gated
with a channel stop on the outside edge to eliminate substrate effects from
outside the channel region. The channel width-to-length aspect ratio (Z/L)
is 11. 22 for all devices on the chip, with an overlapping gate on the buried
metal level. Interconnection from the source and drain to bond pads is
formed with conductors on the surface metal level. For devices which use
the optional mask to connect the CCD output to bond pads for off chip signal
amplification, a surface metal field plate will cover the MOSFETs to
eliminate illumination noise feedback into the CCD channel.
I The PCS test MOSFET shown in Figures 17 and 18 has a rectangular bar
structure with matching source and drain implant regions. It also has an over-
lapping buried metal gate with an overlapping channel stop field'plate around the
outside edges. The Z/L ratio for this device is 4. 17.
In order to determine if the ion-implanted n -n channel stop is
functioning properly, two separate structures, would be fabricated. One
device would have a 5. 0 [J.m (0. 2 mil) wide n -n ion-implanted channel stop
bar running the entire 127. 0 (am (5. 0 mils) width of the MOSFET channel.
The second device would be fabricated without an implanted channel stop.
If, when tested, the. MOSFET with a planar channel stop does not operate
while the device without a planar channel stop does operate, the channel will
.have been successfully pinched off-.and the planar channel stop has functioned
properly.
SBRC 8587 IN-PROCESS TEST DEVICES
The remaining devices on the chip consist of four guarded capacitors
for in-process and post-process C-V characterization of the individual igate
levels, and rectangular 'resistor bars for probe testing to determine 'retch
completion of contacts to underlying metal layers. ^
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Originally,, it was planned to include all of the test devices including
the photodetector test array and test MOSFETs on one chip and use a drop-
in technique to only repeat the chip-four to six times across a wafer. This
would have allowed a greater number of die/wafer of the lower yield imaging
arrays. Because-'of-the large number of masks needed to fabricate the
arrays (twelve) this .proved to be not economically feasible.
,SBRC 8587 MASK SET
Following completion of the design and layout of the basic units of the
SBRC 8587 chip at Hughes Industrial Products Division in Carlsbad, CA. ,
the design prints were sent to Microfab in Palo Alto, CA. for digitizing,
final plotting, pattern generation, and mask fabrication. A list is shown
in Table 2 which describes the identification and type of all masks procured.
As noted earlier, the mask set was designed for processing both InSb and.
JHgCdTe monolithic arrays. Therefore, there are a few masks levels
(all metal gate patterns) for which both clearfield and darkfield masks !
were procured. This will allow for both direct metal etching or reverse ,
photolithographic processing as required for fabricating CCDs on the two *
different materials.
.S.BRC 8587 PROCESS DEVELOPMENT
The fundamental goal/during the design phase of the SBRC 8587 chip
was to utilize the experience gained from fabricating SBRC 8585, devices and
develop improved processing techniques for fabricating SBRC 8587 arrays.
With this inmmd', the preliminary SBRC 8587 design effort concentrated on
methods for simplifying the processing sequence, increasing the overall
yield, and improving the operational characteristics. Descriptions of the
process sequence developed from this effort are listed in Table , 3. Flow
charts of the respective processes and their corresponding cross-sectional
views are shown in Figure1 28.
.SBRC 8587 PROCESS IMPROVEMEN.TS_
As noted in Table 3, several of the \ processes are improvements
over the SBRC 8585 process scheme.
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Table 2.' . SBRC 8587 Mask List
Mask # I.D. Description Cle airfield Darkfield
8587-1.
-2
-3
-4
-5A
AK
PCS
SD
DC1
CS
Alignment Key , . - -
Planar Channel Stop
Source/Drain --
First Diode Contact
Channel Stop X
X
X •
X
X
_ _
-5A
-5B
-5B
-6
-6
-7
-8
-9
-10 A
-10 A
-10B
-10B
-11
-12
CS
CS
CS
BM
BM
TG
BC
DC2
SM
SM
SM
SM
PC
PM
(with charge splitting)
Channel Stop
(with charge splitting)
Channel Stop-Option 1
(without charge splitting)
Channel Stop-Option 1
(without charge splitting)
Buried Metal
Buried Metal
Transparent Photo gate
Buried Contacts ;
/
Second Diode Contact
Surface Metal
(with MOSFET outputs)
Surface Metal
(with'MOSFET outputs)
Surface Metal-Option 1
(without MOSFET outputs)
Surface Metal-Option 1
(without MOSFET outputs)
Pad Contacts
Pad Metal
X
X
X
X
X
X
X
X
X
X
X
X
X
X
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Table 3. SBRC 8587 CCD Process Description
Operation
OXX
1XX
**2XX
**3XX
4XX
5XX
6XX
*7XX
8XX
*9XX
Process
Title
Initial wafer •
preparation
Alignment
Key
Implant n+
planar channel
stops
Anneal PCS
implant ; l
Implant p+
source/drain
Anneal SD /
implant /
/
Gate insulator
///
//
Diode contacts
(initial)
Channel Stop
metal
Channel stop
insulator
Layer/Mask
Designation
AK
PCS
SD
/
/
/
GI
DC1
CS
_ _ _
Process Description
Initial wafer clean-up
(Removal of shipping material)
Deep polish etch
etch AK pattern
Apply PCS pattern
ion implant n+(S"*")
lift-off pattern
Prepare surface
anneal n+ implant
Apply SD implant pattern
ion implant p+(Be+)
lift-off pattern
Prepare surface
anneal p"1" implant
Prepare
 Osurface: deposit SiO
(1500A)
Anneal
Deposit Al (500A1*1)
etch Al DC1 pattern
etch SiO DC1 pattern
Etch CS pattern
0 s
Deposit SiO (1000A) - no etch -
deposit Al (lOOOA) /
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Table 3. SBRC 8587 CCD Process Description (continued)
Operation
10XX
*11XX
*12XX
*13XX
14XX
**15XX
**16XX
17XX
Process
Title
Buried metal
Transparent gate
Buried contacts
Diode contacts
(final)
Surface metal
Surface contacts
/
/
//
Pad metal
/
//
Filial evaluation
Layer/Mask
Designation
; BM
TG
BC
DC2
,SM
• . '
 :
 - ' '
sc
PM
• _ _ _
Process Description
Etch BM pattern
Apply TG pattern
deposit
lift-off pattern
0 /
Deposit SiO (2000A )
etch BC pattern
Etch DC2 pattern
Pd plate
.0. ' .0 '
Deposit Al (3000A )(1000A -
option)
etch SM pattern
0 /
Deposit SiO_ (2000A )
etch SC pattern
0 S
Deposit Al (3000A )
etch PM pattern
DC short tests
C-V tests
CCIRID tests
* Denotes process improvement.
** Denotes optional processes.
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- OPTION -
ION IMPLANT
n+ (5+) PIANAR
CHANNEL STOP
AND ANNEAL
MASK 2
OPERATION NOS.
I 2xx and 3xx I
-SPUTTERED Si02 (50oS)
InSb
-n+ IMPLANT - PCS
-CVD Si02 11000AM - G.I.
CROSS - SECTION THROUGH CHANNEL CROSS - SECTION ALONG CHANNEL
CHANNEL - STOP
METAL
DEPOSITED
FIRST - DIODE
CONTACT ETCHED
MASK 4
OPERATION NO.
7xx
CHANNEL - STOP
METAL ETCHES
MASK 5
OPERATION NO.
8xx
CHANNEL - STOP
INSULATOR
DEPOSITED
BURIED METAL
DEPOSITED
OPERATION NO.
9xx
BURIED
METAL
ETCHED
MASK 6
OPERATION NO.
lOxx
TRANSPARENT
GATE (ITCH
PATTERNED AND
DEPOSITED
MASK 7
OPERATION NO.
llxx
•TG HO (1000A1)
BM AL (10008 )
mmiJnmimii (_//_
CSM AL 1500A")
CSI Si02 (1000A)
lllll//l/\ P77T,
CROSS - SECTION THROUGH CHANNEL CROSS - SECTION ALONG CHANNEL
BURIED METAL
INSULATOR
DEPOSITED AND
BURIED CONTACTS
ETCHED
MASK 8
OPERATION NO.
12xx
FINAL DIODE
CONTACTS ETCHED
(PLATE)
MASK 9
OPERATION NO.
13xx
SURFACE METAL
DEPOSITED
AND ETCHED
MASK 10
OPERATION NO.
14xx
-SM AL (3000/5)
fftflk
CROSS - SECTION THROUGH CHANNEL
Figure'28.
CROSS - SECTION ALONG CHANNEL
Block Diagram and Cross-Section Views of
SBRC 8587 CCD Chip Fabrication Sequence.
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The first consideration' involves the need to minimize positive ions
available for migration and entrapment in the basic gate insulator. Photo-
resist chemicals are known to contain a small percentage of.free sodium
ions. Therefore, elimination of photoresist processing on the gate insulator
will reduce the quantity of positive ions available.
The SBRC 8585 process sequence requires four photoresist operations
to be performed on the gate and/or channel stop insulator, prior to deposit-
ing and delineating the buried metal gate pattern. Each of these subjects the
insulator to possible mobile ion contamination. Therefore, the SBRC 8587
process sequence has been changed,as follows^to eliminate or delay these
operations:
1. Theinitial diode etch sequence is performed prior to etch delineation
of the channel stop (Operation 7XX). i
2. Similar to the SBRC 8585 process, etch-back of the channel stop
insulator has been eliminated (Operation 9XX).;
3. Etching contact windows to the channel stop metal is deferred until
operation 12XX, when all buried contacts will be etched simultaneo-
usly!.
4. jFinal diode contact formation is deferred until Operation 13XX.
The remaining process improvement involves forming contacts to the
transparent photogate. An item of concern when processing SBRC 8585
/
arrays is that each individual transparent photogate must have a contact
window etched prior to .interconnection •with the surface metal layer.
1
 Although this process'^as been addressed and improved (refer to Section 6),
in the past this operation has created numerous shorts to the substrate from
pinholes forming in the underlying oxides. In addition, the transparent
photogate material must have a high transmission to yield optimum quantum
efficiency. Coatings such as these may not be capable of withstanding any
type of etching. Therefore, the SBRC .8587 design eliminates the need for
etching contacts by depositing a solid strip of photogate material and'form-
ing a single direct contact to a buried metal conductor. .
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OPTIONAL PROCESSES :
As indicated in Table, 3, operations 2XX, 3XX, 15XX, and 16XX are
considered optional fox-the SBRC 8587 mask design. Operations 2XX and
3XX are specifically for performing n -n ion implantation and annealing of
the planar channel stop. Planar channel stops are not yet being applied to
the area array or linear imager of the SBRC 8587 mask set. As noted in
the discussion of the Planar n -n Channel Stop Test Array, there will be a
small pair of CCDs on the chip for evaluating the effect of planar channel
stops on charge transfer. If the test array proves that planar channel
stops are feasible, the mask set can be modified to accommodate this
technique on the area array and linear imager at a later date. Therefore,
it is not considered as an essential operation in fabricating the present
SBRC 8587 mask set.
Operations 15XX and 16XX are specifically for applying a surface
passivation or antireflection coating to the CCD structure. They are not
required for device operation and will not be utilized during the early
period of device development.
,62
Section 5
PLANAR CHANNEL STOP DEVELOPMENT
The channel stop is a basic component,of.any CCD array necessary to .
provide lateral confinement of signal charge within the CCD channels, delineate
detectors from one another, etc. There are three advantages of a planar
approach: (1) the channel stop metal field plate presently used, and its
corresponding insulator, are eliminated, simplifying the structure and in-
creasing yield; (Z) much tighter geometries, as will be required in future chip
designs such as redesign of the SBRC 8587 20 x 16 TDI area array to incorpor-
ate backside-illuminated detectors for 100% fill factor staring purposes, are
achieveable; and (3) the channel stop need not be laid out in a continuous,
unbroken pattern. This latter limitation to the present channel stop metal
approach was realized during preliminary layout of the 20 x 16 area array.
PRESENT FIELD PLATE IMPLANTED CHANNEL STOPS
CCD GATE
CHANNEL STOP FIELD PLATE n+ CHANNEL STOP IMPLANT
X: SO.2 pm
i Figure '29 . Planar Channel Stop Approach
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If isolated channel stop segments are necessary in layout -- for example, to
divide a single charge packet into two charge packets -- no difficulty is
created with an implanted or diffused majority-carrier channel stop, as it
need not be externally biased. With the channel stop metal approach, how-
ever, each isolated segment of channel stop would have to be contacted
through a contact cut, and tied by bus bar to a bonding pad so that appropriate
dc bias can be applied to each segment. The many contact cuts required
would reduce yield and the busing requirement complicates the layout of area
arrays, which are already sufficiently difficult. An illustration comparing
cross-sectional views of the present channel stop metal versus a planar
ion-implanted channel stop is shown in Figure i 29.
P-channel InSb CCDs (n-type substrates) require an n+-n channel stop.
18 - 3The n+ region must he heavily doped (at least 10 , cm". ) and must extend at
least 0. 1 to 0. 2 um below the surface. After implantation the wafers must be
annealed to reduce implantation damage and to electrically activate the
implanted species. /
With this In'mind,a_prqgramwas initiated with IR&t) funding in 1977 to
determine the optimum dopant ion, implantation energy and dose, and anneal
\
time and temperature. This work was carried out at SBRC with ion im-\/ \
plantation being performed at NASA Langley Research Center. Through
/ X-these efforts/a basic approach was achieved which utilized sulphur as the
ion-implanted specie'with an implanted profile we 11-approximated by a
Gaussian distribution, (with a> -peak at depth (Rn) :and a width of Gaussian]
^ / Jr ' ;
.parameter (fa ).
• \p
 |
Sulphur was selected as the ion because it provides a greater range,
at the same energy, than other n-type dopants and a larger projected width
(On). This combination allows the implant peak to be placed near the
nominal depth of 0. 1 um while maintaining sufficient ion concentration near
the surface. Sulfur also causes less damage per ion than the other dopants
because of its lower mass-;- —
Calculations led to selection of an ion energy of 140 keV, corresponding
1 7 ', " "to Rp - 0. 119 urn and <7p = 0. 063 um -j,-' ; Doping at the surface (before
etchback) is predicted as 17% of the peak value. Also 4 (J > 0. 2 urn, so that
the implant spreads over the desired depth. Although the optimum dose
ihas not yet been firmly established, a. range from 1 . 6 x 1 O1 3 to 8 x 1 O1 3 cm'2
| was selected. A dose of 1. 6 x 1013 cm'2 gives a nominal peak sulfur density
'of 1018cm-3.
Damage sites created by implantation in InSb act as donors. In un-
annealed samples, carrier concentration due to damage is more than ten
times higher than the density of the implanted species, but damage doping •
itself is not necessarily harmful because it is of the same type as the impurity
doping in our case. The damaged region, however, must contain a high density
of generation-recombination centers, which produce minority carriers that can
diffuse into the C CD channel. For this reason-it is,,necessary to anneal out
most of the damage.
Various anneals were conducted varying doping level vs time vs tempera-
ture for sulphur implants compared to argon (a nonactiye specie) implants.
~~ "* ^ ' •
;
--"
>
-,
(
^" " - •""
1
 ' - • " • ' ' ' " • '•' *".'-"- -" • C3.' ">" . " IAA •. n. ^v rr. i .. •
For implanted doping levels of /-o 1 0 ° cm'3 for both implanted types, the dop-
ing was found to decrease with annealing time'and temperature until leveling
i / _ \
off at a doping level of r*s 10 cm'3. Since argon implants created only
damage sites, it was concluded the annealed sulphur implants resulted in an
electron concentration/which is due to implantation damage with no electrically
active sulphur species present.
Most damage anneals out below"l60°C for this dose, although a second'
type of damage site exists at a concentration of about I0 l 6 cm'3 which does '
: not anneal out up to 380°C. Even though doping is due to damage, one can '
still-produce the electron concentration necessary for a planar channel stop
by implanting with sulfur at 140 keV with a dose of more than 1013 cm'2 and
annealing near 350°C.
. . 1 6 5 "
RESOLUTION OF1 S+ IMPLANTS
To measure the resolution attainable with ion implantation in conjunction
with current processing, and to measure lateral diffusion of the sulfur during
annealing, a set of implant spreading experiments was performed using a test
*
pattern with varying gaps between implanted regions. The implanted areas
were defined by anodic staining to allow accurate measurement. Three cases
were studied: unannealed, and annealed at 320°C and 350°C in N£ f°r 0. 5 hour.
In each case the gap between implanted regions was found to be not significantly
different from the photoresist width before implantation.
The conclusions were: (1) after implantation and annealing, the toler-
ance is 0. 5 fim, which is sufficient for a planar channel stop; and (2) the
lateral diffusion of sulfur is less than 0. 5 [im in 0. 5 hour at 350°C.
•" " . " . •" . / . - . . . • ' • • - . : • ' . ' • " . - - , ' . : ' . - . -3 r-xbcvr. ' . " - •
SBRC 8587 PLANAR CHANNEL STOP APPLICATIONS
A plajined study is to fabricate a test structure consisting of a capacitor
•with a_r ing-shaped channel stop implant around the perimeter of the capacitor.
-•
 v
'.'."L • •:::^J:-^2•£• ~ - : : '~ ;- ":•''''•-'
 f'.r..\i\-.-.:. csl-is. ~un in with •- •Such a structure allows measurement of minority carrier generation rate under
the gate and comparison with the rate under a%gate without an implant. This
• / \
test structure is incorporated on the SBRC 8587\chip with the capacitor on the
buried metal level. In addition and as noted in Section 4, two-eight-bit CCD
shift .registers are included on the SBRC 8587 chip fo-r direct comparison
•between CCD outputs from a register with a field plateNchannel stop and a
/ ' N
register with a planar channel stop.
/
Finally/a process sequence has been developed for incorporation into
SBRC 8587 chip fabrication as follows (see Figure; 28 and Table 3):
1. An alignment key will be etched into the substrate for aligning
patterns following ion implantation. ;
2. A 7 ± 2 |j.m positive photoresist pattern defining the planar channel
stop implant regions will be applied, and the wafers implanted with
S+.
The photoresist will be stripped off, and the surface etched to
remove any stray sulphur. Then the water will be annealed in
N2 at 350° C for 0. 5 hour.
The wafer will then be prepared for normal Be+ion implantation
and carried through the CCD process. It is necessary to anneal
the sulphur implant prior to annealing the Be+ as the higher
temperature (350° C vs 320°C) would create a degraded Be+ implanted
specie. -
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Section 6
PROCESS TECHNOLOGY:DEVELOPMENT
During the first portion of the contract, much of the effort was directed
towards improving the process technology to obtain higher quantum efficiency
and yields than had been realized in the past. Elimination of etching the CSI
layer (discussed in Section 2) was one of the developments considered.
Further studies, included developing a new transparent gate material and
evaluating the feasibility of LTCVD versus sputtered SiO2 upper layer
insulators.
TRANSPARENT GATE DEVELOPMENT
InSb CGIRID devices fabricated, characterized,--^and delivered on the
o
previous contract utilized a thin (0. 0075 fJ.m) titanium (Ti) film as the
conductive transparent gate .material.. ^Detectivity .measurements performed
on fully operational devices indicated that the quantum efficiency realized
from that structured was not "optimum. "Optical measurements were then
performed with the photogate structure coatings deposited on germanium
substrates. Calculations of the measurements'-determined that the maximum
f \
transmission achieved with the structure did not exceed 50%. A development
effort was subsequently/carried out using internal IR&D funds to develop an
electrically conductive transparent gate mate rial which would yield an.
improvement in transmission. This development effort resulted in development
of a transparent^.gate coating utilizing an indium tin oxide (ITO) type of material.
Actual measurements of the transmission, absorption, and reflectance of
these Tnutlilayered structures are not possible, since the values needed are
the ones entering the absorbing InSb layer. Therefore, computer modeling
was performed on this contract in an attempt to gain insight into the optical
qualities of the Ti and ITO structures.
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The graphs shown in Figures 30 and 31 were derived from the above
computer models. One set of curves is from iterating the refractive index (n)
and the absorption coefficient (k) (where the complex index is written n = n + ik)
against actual transmission measurements obtained from similar structures
fabricated on germanium windows (k = 0).
1.0
0.9
0.8
! o-?
i
; 0.6
i °-5
. 0.4
>
j 0.3
\ 0.2
0.1
zo "ft"3.0 470 5.0
WAVELENGTH (iim )
6.0
AITO CAtCULATED FROM SIMPLIFIED MOOa
AlTO FROM COMPUTER ITERATION OF.n AND k
• Tt CALCULATED FROM SIMPLIFIED MODEL
OTI FROM COMPUTER INTERATION OF n AND k ,
' *AI CHANNE STOP FROM COMPUTER CALCULATION ,
OF n AND k FOR 50QA LAYER '<
Figure '30., Calculated Transmission Versus Wavelength for
Transparent Photogate Structures Using Titanium
(75'A) and ITO (1000 A) Plus Al Channel Stop.
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2.0 3.0 4.0 5.0
WAVELENGTH - ( Lim )
AITO CALCULATED FROM SIMPLIFIED MODEL
AITO FROM COMPUTER ITERATION OF n AND k
• Ti CALCULATED FROM SIMPLIFIED MODEL
OTi FROM COMPUTER INTERATION OF n AND k
6.0
Figure |31. ' Calculated Absorption Versus Wavelength For
.. ' Transparent-Photogate Structures -Using Ti-(75A)
and ITO (1000 A)'
A second set of curves was derived from a simplified model of the
structure shown in Figure 3,2. This structure disregards multiple reflections,,
occuring inside the structure'and assumed thatV100% of all absorption
occurs upon initial entry. /To calculate the transmission intensity (IT) of
/
the structure the equation is \
J- TOTAL
\
I, ?n
•where
and
~
 I TSRB
:iT2 ~ i T S R B R S ( i -R B )
(6-1)
(6-2)
Assuming reflections beyond the second order are negligable (i.e. ITS*'
the equation for total transmission is
-ITS (i - RB + RBRS - RB2Rs) (6-4)
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l n= 1 .0 RS
'R3 IR4 "R5
/ / / " /
'Tl '
•TOTAL
'Rn
(Si02 (n = 1.45, k = 0)
TRANSPARENT PHOTOGATE
(n = ?, k = ?)
Si0 2(n - 1.45, k- 0)
Ge (n = 4.0, k = 0)
Tn
Figure '32. Simplified Optical Model of Transparent Photogate
Structure
Converting; equation (6-4) to find Irrc, we obtain
-__ ~
;
-
 r
- .-_".",- - -•'•" ' '
:
~ " /• - ' c .~:^i ; :.:vi.'i n iv?/. ? ' - . - •
which is the transmission into the substrate. Using ITS, IQ, and the intensity
\
reflected from the surface .(Rg)* the absorption of the photogate is calculated
\
as
:iAl ~ Jo - I0RS - ITS (6-6)
The values calculated from equations 6-5 and 6-6-were obtained from actual
transmission and'reflectance measurements i of !„_ 'and Rg'respectively
land the results are shown in Figures 30 and 31.
As shown, there are some discrepancies in both sets of curves such as
an anomalous absorption peak at ~ 4. 0 [im in the computer modeled Ti curve,
and a rise in transmission for the ITO . simplified model. Still, they indicate
that a definite improvement should resulf from use of the ITO coating.
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A graph of actual values obtained for the reflection from the ITO and Ti
structures is shown in Figure.33. ' This graph indicates that the major .
contributor to losses in the structure is from reflection. It is possible that
an optimized anti-reflection coating over the structure could reduce this
reflectance and again increase the optical transmission. Further development
is required to perform computer modeling of the layered structure and
improve the existing coating anti-reflection qualities or develop a new coating
for this purpose.
3.0 4.0 5.0
WAVELENGTH ( \im )
6.0
Figure| 33;' ./Measured Reflectance of Transparent Photogate
/ Structures Using Ti (75 A) and ITO (1000 A)
Although the ITO transparent gate coating offers a substantial improvement
in optical quality, it is not inert to the etchants used for SiO-, and Al coatings.
As stated in Section 4, the SBRC 858,7,design will incorporate the bias conductor
on the same level as the transparent gate. Thus no etching-will be performed
on that coating. It was necessary to develop a technique to protect the ITO
coating during etching of the SBRC 8585, design.
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Elimination of an Al etch problem was accomplished by switching
sequences. The BM Al is deposited and etched. The TG photoresist
pattern is then delineated, the ITO coating deposited, and the pattern lifted
off. Previously, the TG pattern was delineated, Ti deposited and the pattern
lifted off prior to depositing and etching the buried metal (BM) Al.
In order to protect the ITO coating from being attacked by plasma
etching, when the BMI SiO-> contact windows are etched, a BMI photoresist
O
pattern is delineated directly on the ITO coating. Then a 500 A layer of Al
is deposited and the pattern lifted off. This process forms a small Al pad
as a base contact for each contact window. Thus, when the BMI SiO? has
been deposited, and the contact windows etched, the Al pad acts as an etch-stop
and the ITO coating is not etched. This structure was temporarily incorporated
into lot processing. Cross-sectional views of the structure are shown in
Figure 2. A view of an actual array is shown in Figure 34.
This array structure consists of an ITO transparent gate (A), the base contact
Al coating (B), and etched contact windows in the BMI layer (C). Although
the coating was used, no actual quantum efficiency data was obtained, since
no devices were obtained for CCD testing.
B C
Figure 34. Fabricated Transparent Gate and Base Contacts.
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rIn addition, some problems with poor adherence and lifting of the ITO
coating were experienced during the final layer Al and SiC^ process steps.
These were attributed to seepage of chemicals around the Al stop etch pad.
Therefore, use of the coating was halted until a new mask for delineating a
larger stop etch pad could be designed and procured, and the problems with
microarcing could be relieved.
LT CVD VERSUS SPUTTERED SiO2 UPPER LEVEL INSULATORS !
The major contributor to poor yields on the previous contract was
delamination of the upper layer structures at the LT CVD SiO2 InSb interface.
This delamination usually occured at the photoresist development stage in
delineating upper level Al layers. Various studies were conducted on
complimentary programs to investigate this phenomenon. To date no direct
r - - •- • ; -. „ -,'-,^17, .•„..
cause has been found, although a mismatch in the thermal coefficient of
expansion for InSb and SiO2 is considered the prime candidate. SiO2 which
has been directly sputtered on InSb will delaminate immediately. Since CCD
/ ' *
de-lamination does not occur until several layers are built up, the LT CVD
layer is considered to be more closely matched to InSb than sputtered
t • \
/ \
To test the above theory, an experimental lot (8585-15) was processed
Si02
which utilized LT CVD S1C>2 for all insulating layers. The lot was completed
and achieved both encouraging and discouraging results.
/The encouraging result was that no delamination occurred at any time.
/
Discouragingly, 'preliminary C-V tests at the BM level indicate the flatband
voltage had degraded to -17. 5 volts (Figure 35). The test data also indicates
the surface state density is greater than 10 cm" eV" .
The poor quality of the surface of Lot 1 5 is believed to be caused by
diffusion of water through the porous LT CVD SiC>2 layers to the SiC>2/InSb
interface. Therefore, a second full structure LT CVD SiO2 was initiated
which had the normal sputtered SiO? sealing layer deposited over the initial'
1000 A LT CVD Si02 gate insulator.
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Figure; 35'.. C-V Characteristics for Lot 8585-15 LT CVD
Insulator Structure at Channel Stop and Buried Metal
Levels. All Layers - AMS-1000.
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Preliminary tests at the BM level for this lot (8585-10) showed flatband
voltages near -4 volts with ~0. 5-volt hyste re sis.. (Figure 36). ' These
C-V tests indicated the NSS was still near mid 1011cm~2-eV"1.
Encouragingly, neither of these lots exhibited any of the delamination
problems experienced previously. Visual inspection resulted in over 80%
of the individual 20-element arrays being categorized as acceptable for dc
shortTtesting. However, in probe testing, all of the arrays exhibited
gate-to-substrate and/or gate-to-gate shorts, yielding no arrays of acceptable
electrical quality for CCD testing.
'\
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Figure '36.
v. - VOLTSU
C-V Characteristics for Lot 8585-10 :LT CVD
_-.
Insulator Structure "at Channel Stop and Buried Metal
Levels.
Gate Insulator - AMS-2600
Upper Levels - AMS-1'000 '
SEM examination of the wafers showed that the LT CVD oxide, which
o
shows evidence of a 1500 A diameter granularity when used as the gate
o
insulator, displayed an increased granularity to ~ 4000 A diameter in the
thicker upper layers (Figure 37). This increased granularity and associated
pinholes were believed to be the cause of the shorting in this group of wafers.
It is also possible that microarcing had also occurred, but that problem had
not been identified at the time.
^SP _..y;;,^.."^::-
¥vSS^-jjjMjP'^  44
«S*^ ^ ' '"''^
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.....™»w* .. .^ ^^
..*. ^^SSfc'^ !B*
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AVERAGE GRAIN SIZE RANGE: 3400—«-5125 A
•0. 85 |j.m
Figure 37. Granularity of LT CVD SiC>2 Following Use As
Upper Level Insulator
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Section 7
SUMMARY
This report has discussed the further development of advanced InSb
monolithic charge .coupled infrared imaging devices (CCIRIDs). This
technology utilizes low-temperature chemical vapor deposited (LT CVD)
SiO2 as an InSb surface passivation which forms the basic MOS structure
of the surface channel 4$ CCD, the principal component of the imager. The
devices use transparent MOS photogates for charge integration to form the
basic infrared detectors. During this contract iperiod, 20-element linear
imaging CCDs were fabricated and tested using an existing mask design
designated the SBRC 8585. In addition, a next-generation CCIRID chip was
designed which will extend the CCIRID technology into long "push-broom"
• • " " " " ' , -. • .'." ^.'."?V' ~~*
type linear scanning arrays as well as area scanning arrays -which will
operate in the time-delay-and-integration (TDI) mode, thereby enhancing
•-o
the signal/noise ratio of the IR sensors.
20-element-linear imaging CCIRID's fa!brica]tecl,wcharacterized and
delivered on a previous contract are characterized by a CTE of /^ 0. 995 and
a quantum efficiency of ~,50%. Corresponding-.MIS analysis of the LT CVD/ \
SiC>2 insulator indicates the CTE should approach\0. 9995 or better. This
/ \
difference is hypothesized to be attributed to lateral\nonuniformities in
surface potential aris'ing from microscopic granularity in the LT CVD Si'C^.
This is further not'considered to be a 'fundamental limiting factor and
alternate forms/for depositing non-granular LT CVD SiOo have been pursued
/ - L*
on Independent Research and Development-programs. During this contract,
efforts were directed toward alternate methods to relieve the granularity
issue by, eliminating process steps which would effectively enhance.the LTi CVD
S;iC>2 granularity. Realization of CTE improvement was not, however, :
accomplished due to a repetitive shrorting problem related to electrostatic
discharge arcing during RF and ,dc sputter depositions of S'iO2 and |A1. Test
devices with a iiewly devel'ope'd transpa'rent~ph~oto'gate~material of indium tin
10
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oxide were produced and analyzed which yield a transmission intensity of
2: 70% across the 2. 5-5. 4 |j.m spectral region and offer considerable promise
for future improvement in the quantum efficiency of CCIRIDs. Additional
characterization of a previously delivered 20-element linear imaging CCIRID
operating in the multiplexing mode, and using clamped sample-and-hold
(CSH) signal processing techniques resulted in an average D*iX value of
1 1 - 16. 4 x 10 cm-Hz2 -watt" for the full 20-elements at a ,Xp = 5. 3 (im. A
^ i
maximum D^X. 11 • — lof 8. 2 x 10 L cm-Hz2-watt"1 was obtained for elements near
the output end of the CCD register. Use of the CSH circuit resulted in
dynamic range improvement from 118'to 470. The devic'e was also evaluated
in the TDI mode of operation with a resulting D'*!X (TDI) =8 X 1012 cm-Hz"2-watt,-1
A next-generation CCIRID chip was designed, laid-out and masks prlocured.
The chip is'designated the SBRC 8587 and incorporates a 20 X 16 TDI area array,
a 100-element linear imaging array, twin eight-bit shift registers for comparing
charge transfer with a surface channel stop and a developmental planar channel
stop, plus several test devices. All of the arrays have optional interconnections
for charge extraction and amplificat ion through on-chip MOSFETS and are in-
tended for use on both InSb and HgCdTe;.,
Finally, two 20-element InSb CCIRIDs with characteristics similar to
previously-delivered devices were tested and delivered to NASA Langley
Research Center1. These devices are identified as serial numbers 03 and 04
(Is 498-17-B2 and Is 498-17-B5).
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APPENDIX
During this contract period, investigations into the use of plasma
enhanced CVD (PECVD) SiC^ to decrease the granularity, while maintaining
the natural oxide, were initiated on a 1979 Independent Research and
Development program. These initial investigations, using a reactor at
Hughes Research Laboratory in Malibu, California, indicated the
granularity could be reduced and a similar type system was capitalized
for purchase by SBRC. The results of these investigations offered promise
for oxide improvement oh subsequent contracts, but the use of PECVD SiCK
was not available for this contract.
J Additional IRfeD studies to reduce the granularity from depositions in
.the AMS-1000 and AMS-2600 reactors were also carried out. These werej
I accomplished by variations in the deposition temperature. Although some im-
1 njprovement in granularity was realized, the surface state density increased.
i
i|Thus this was not a feasible approach.
\
s
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